Notice of References Cited Application/Control No. 09/915,437 Examiner Binh C. Tat Applicant(s)/Patent Under Reexamination DHONG ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,766,506	07-2004	Ratzlaff et al.	716/18
*	В	US-6,651,234	11-2003	Gupta et al.	716/7
*	С	US-6,624,665	09-2003	Kim et al.	326/95
*	D	US-6,470,486	10-2002	Knapp, David	716/18
*	Е	US-6,460,172	10-2002	Insenser Farre et al.	716/17
*	F	US-6,721,926	04-2004	Wang et al.	716/2
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	ο	-				
	R					
	s					
	T					

NON-PATENT DOCUMENTS

	NON-I ATENI DOGGILATO						
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
*	U	Yee et al., "Dynamic Logic Synthesis," IEEE. Jan 1997, pp. 345-348					
*	V	Puri et al. "Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis" IEEE 1996, pp 2-8.					
	w						
	х						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.